SonicJobs Logo
Left arrow iconBack to search

Formal Verification Engineer

IC Resources
Posted 8 days ago, valid for a month
Location

Cambridge, Cambridgeshire CB21NT, England

Salary

not provided

info
Contract type

Full Time

In order to submit this application, a TotalJobs account will be created for you. As such, in addition to applying for this job, you will be signed up to all TotalJobs’ services as part of the process. By submitting this application, you agree to TotalJobs’ Terms and Conditions and acknowledge that your personal data will be transferred to TotalJobs and processed by them in accordance with their Privacy Policy.

Sonic Summary

info
  • A Formal Verification Engineer is needed to join a leading Engineering team in Cambridge, UK.
  • The role involves developing high-quality Formal Verification test benches for complex GPU designs.
  • Candidates must have several years of ASIC design or verification experience and be proficient in formal verification methodologies.
  • Key skills include System Verilog, Verilog or VHDL, and experience with formal tools such as Jasper and VC-formal.
  • The position offers a competitive salary along with stock options, performance-related bonuses, and various insurance benefits.
Formal Verification Engineer

Cambridge

I am seeking a Formal Verification Engineer to join an excellent Engineering team in their UK headquarters based in Cambridge.
As a Formal Verification Engineer, you will join a cutting-edge GPU team developing high-quality Formal Verification test benches to verify complex designs in GPU. This position involves working with design and implementation teams to verify designs with high quality. You must be proficient in debugging, deep bug hunting, formal tools, formal verification methodologies and processes to be considered.

Key Qualifications:
  • Several years of ASIC design, verification, or related work experience.
  • Verification skills: Formal verification (Static and Dynamic), Assertion based verification.
  • System Verilog, Verilog or VHDL, Scripting skills required.
  • Design debug, Deep bug hunting, Formal test planning, Formal tools Jasper, VC-formal.
  • Simulation based verification using UVM/System Verilog

As a top company, you can expect Salary, stock and performance related bonus, stock purchase scheme and an array of different insurances.

For more information, please contact Rachel Mason at IC Resources.

Apply now in a few quick clicks

In order to submit this application, a TotalJobs account will be created for you. As such, in addition to applying for this job, you will be signed up to all TotalJobs’ services as part of the process. By submitting this application, you agree to TotalJobs’ Terms and Conditions and acknowledge that your personal data will be transferred to TotalJobs and processed by them in accordance with their Privacy Policy.