SonicJobs Logo
Left arrow iconBack to search

ASIC Verification Engineer

IC Resources
Posted a day ago, valid for a month
Location

Nottingham, Nottinghamshire NG1 5FS, England

Salary

£44,000 - £52,800 per annum

info
Contract type

Full Time

In order to submit this application, a TotalJobs account will be created for you. As such, in addition to applying for this job, you will be signed up to all TotalJobs’ services as part of the process. By submitting this application, you agree to TotalJobs’ Terms and Conditions and acknowledge that your personal data will be transferred to TotalJobs and processed by them in accordance with their Privacy Policy.

Sonic Summary

info
  • A Senior Verification Engineer position is available with a Semiconductor client in the East Midlands, known for its expertise in High-Speed Communications.
  • The role requires a minimum of 5 years of experience in the semiconductor industry and proficiency in digital design verification using standardized methodologies like UVM.
  • Candidates should have experience in constrained random testbench development and a proven track record in verifying complex designs, preferably in high volume ASIC applications.
  • Familiarity with high-level protocols such as PCIe, USB, and DP, as well as experience with SerDes and SystemVerilog Assertions (SVA), is highly desirable.
  • The position offers a competitive salary along with a bonus scheme, and relocation and visa sponsorship are available if needed.
Senior Verification Engineer

Based in the East Midlands, our successful and expanding Semiconductor client is seeking a Senior Verification Engineer.

With a growing global reputation in High-Speed Communications, my client is expanding in the UK and are looking for a Senior Verification Engineer to play a vital role in the business, utilisingthe latest techniques, tools and technologies for design verification activities.

Key requirements
  • 5+ years experience in the semiconductor industry.
  • Expert in digital design verification, using standardisedmethodologies, i.e. UVM
  • Experience in constrained random testbench development.
  • Proven track record in verifying complex designs (preferably in high volume ASIC applications)
  • Familiarity with high level protocols (e.g. PCIe, USB, DP) is an added bonus
  • Familiarity with SerDes is highly desirable
  • Experience with SystemVerilog Assertions (SVA) and formal verification is valuable
On offer is a very competitive basic salary and bonus scheme, plus relocation and visa sponsorship if needed.

For more information please contact Rachel Mason at IC Resources.

Apply now in a few quick clicks

In order to submit this application, a TotalJobs account will be created for you. As such, in addition to applying for this job, you will be signed up to all TotalJobs’ services as part of the process. By submitting this application, you agree to TotalJobs’ Terms and Conditions and acknowledge that your personal data will be transferred to TotalJobs and processed by them in accordance with their Privacy Policy.